//inputs & outputs
#module = taskA;
#scope: taskA (2 signals, 0 logic)
tri unsigned input [8] a
reg unsigned output [8] z
#endscope taskA
