//inputs & outputs
#module = task2seq;
#scope: task2seq (2 signals, 0 logic)
tri unsigned input [8] in1
reg unsigned output [8] z
#endscope task2seq
