//inputs & outputs
#module = seqntl;
#scope: seqntl (7 signals, 0 logic)
tri unsigned input [8] in1
tri unsigned input [8] in2
tri unsigned input [8] in3
reg unsigned output [8] out
reg unsigned [8] x
reg unsigned [8] y
reg unsigned [8] z
#endscope seqntl
