//inputs & outputs
#module = seq3;
#scope: seq3 (2 signals, 0 logic)
tri unsigned input [8] a
reg unsigned output [8] y
#endscope seq3
