//inputs & outputs
#module = seq2;
#scope: seq2 (4 signals, 0 logic)
tri unsigned input [8] a
reg unsigned [8] x
reg unsigned [8] y
reg unsigned output [8] z
#endscope seq2
