//inputs & outputs
#module = pipe;
#scope: pipe (4 signals, 0 logic)
tri unsigned input [8] a
tri unsigned input [8] b
reg unsigned [8] y
reg unsigned output [8] z
#endscope pipe
