#module = cond;
#scope: cond (2 signals, 0 logic)
tri unsigned input [8] a
reg unsigned output [8] z
#endscope cond
#always
#if (...)
==
cond.a
0
#assign 
cond.z
2
#end 
#else
#assign 
cond.z
3
#end 
