//inputs & outputs
#module = cond;
#scope: cond (3 signals, 0 logic)
tri unsigned input [8] a
reg unsigned [8] b
reg unsigned output [8] z
#endscope cond
