//inputs & outputs
#module = ifcond;
#scope: ifcond (6 signals, 0 logic)
reg unsigned [8] a
reg unsigned [8] b
tri unsigned input [8] in1
tri unsigned input [8] in2
reg unsigned output [8] y
reg unsigned output [8] z
#endscope ifcond
