//inputs & outputs
#module = gcd;
#scope: gcd (5 signals, 0 logic)
tri unsigned input [8] in1
tri unsigned input [8] in2
reg unsigned output [8] o
reg unsigned [8] x
reg unsigned [8] y
#endscope gcd
