//inputs & outputs
#module = floop;
#scope: floop (4 signals, 0 logic)
reg unsigned [8] i
reg unsigned output [8] r
tri unsigned input [8] v
reg unsigned [8] x
#endscope floop
