//inputs & outputs
#module = seq;
#scope: seq (3 signals, 0 logic)
tri unsigned input [8] a
reg unsigned output [8] x
reg unsigned output [8] y
#endscope seq
