module c3 (
   q,
   i0,
   i1,
   i2
);

   output q;
   input i0;
   input i1;
   input i2;
   wire qint;
   
   c2 I0 (qint, i0, i1);
   c2 I1 (q, qint, i2);
endmodule

